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~ 7 1  ABSTRArn 
The opto-electronic morphological processor of the 
present invention is capable of receiving optical inputs 
and emitting optical outputs. The use of optics allows 
implementation of parallel input/output, thereby over- 
coming a major bottleneck in prior art image processing 
systems. The processor consists of three components, 
namely, detectors, morphological operators and modu- 
lators. The detectors and operators are fabricated on a 
silicon VLSI chip and implement the optical input and 
morphological operations. A layer of ferro-electric 
liquid crystals is integrated with a silicon chip to pro- 
vide the optical modulation. The implementation of the 
image processing operators in electronics leads to a 
wide range of applications and the use of optical con- 
nections allows cascadability of these parallel opto-elec- 
tronic image processing components and high speed 
operation. Such an opto-electronic morphological pro- 
cessor may be used as the pre-processing stage in an 
image recognition system. In one example disclosed 
herein, the optical input/optical output morphological 
processor of the invention is interfaced with a binary 
phase-only correlator to produce an image recognition 
system. 
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OPTO-ELECTRONIC MORPHOLOGICAL 
PROCESSOR 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected to retain title. 
TECHNICAL FIELD 
The present invention relates generally to electro-op- 
tics and more specifically to a morphological processor 
designed to utilize optical input and optical output in 
conjunction with VLSI electronics, thus permitting 
optical cascading in order to form more complex sys- 
tems while still providing for electronic morphological 
processing which results in flexibility and programabil- 
ity and avoids the problems stemming from a lack of 
generally useful, non-linear optical devices. 
BACKGROUND ART 
The use of optics in computing systems holds a great 
deal of promise. The high speed and three-dimensional 
nature of optics allows one to solve the connectivity 
and input/output limitations of electronics systems. 
However, a major limitation in the implementation of 
an all-optical computing system is the lack of generally 
useful non-linear optical devices (Le., the analog of the 
electronic transistor). As in the case of electronic com- 
puters, the presence of a device like the transistor al- 
lows one to implement systems using a building block 
concept. This results in highly flexible technology with 
standardized design and verification capabilities. Typi- 
cally, electronic systems are limited by the amount of 
connectivity that can be supported in the area of the 
chip and pinout limitations in the connections between 
chips. This, in turn, limits the degree of parallelism 
which can be implemented in an all-electronic system. 
By integrating electronic computation with optical con- 
nectivity, the advantages of each technology can com- 
pensate for the limitation of the other. 
The success of such a hybrid approach is critically 
dependant on the choice of the problem that needs to be 
solved. Specifically, it is necessary that the problem 
require a high degree of parallelism. Image processing is 
a prime example of such a problem because the input 
signal itself often consists of a very large number of 
pixels that can be processed in parallel. The operations 
that are typically performed in order to recognize the 
image consists of relatively simple pre-processing steps 
that extract features, such as edges, depth, parallax, etc. 
Such operations are generally local, shift invariant oper- 
ations that can be implemented in a straight forward 
way electronically. The difficulty in the electronic im- 
plementation of these pre-processing steps are the bot- 
tlenecks that exist in communicating imageddata in and 
out of the chips that compute each of these operations. 
The opto-electronic method of the present invention 
provides a solution to this problem by allowing parallel 
transfer of a complete frame between chips. Moreover, 
it directly provides a parallel optical input for the clas- 
sification/recognition stage of the system. The input to 
this next stage is, in general, a combination of features, 
extracted images which are then compared against the 
stored data to provide a match between the input and 
stored patterns and hence recognize the input. In the 
simplest case, this next stage can be an optical correla- 
2 
tor. Other more complex possibilities include optoelec- 
tronic implementations of a multi-layer neural network 
architecture or a hierarchical rule-based classification 
tree. In any case, the ability to optically transfer the 
5 results of the pre-processing stage to the classification 
stage in parallel, eliminates a crucial bottleneck. In the 
invention disclosed herein, an opto-electronic chip ca- 
pable of electronically performing morphological oper- 
ations to extract features from images, remove noise and 
10 have an optical, parallel input/output capability is dis- 
closed. This chip may then be used as an input stage to 
an optical, binary phase-only correlator. 
Morphological operators are a class of operators 
which have become increasingly important in image 
l5 processing and vision systems. Binary, morphological 
operations, such as dilation and erosion, are useful in 
extracting image features, removing noise and edge 
enhancement. These techniques have been utilized in 
vision applications such as object recognition, image 
Morphological operations can be considered to be the 
application of local neighborhood operations on images. 
As an example, it has been demonstrated that the binary 
erosion and dilation operators can be implemented by 
25 convolving the input image with an image consisting of 
the structuring element and thresholding the resultant 
image. This structuring element is typically much 
smaller than the input image, usually a 3 x 3  or 5 x 5  
3o pixel object. The small size of the structuring element 
makes electronics a very efficient method of implement- 
ing the morphological operations. Typically, the com- 
putation of the output at a single pixel will require con- 
nections only with its nearest neighbors. As a result, the 
35 implementation of morphological operations is not lim- 
ited by the connectivity bottleneck that plagues more 
complex imaging processing algorithms, such as image 
correlation. The major bottleneck in most image pro- 
cessing systems is the communications between each 
40 level of processing. Electronic systems typically per- 
form the pre-processing, store the information and seri- 
ally transmit the information to the processing stage. 
Through use of optics and its parallel input/output 
capabilities, the present invention, as will be seen here- 
SUMMARY OF THE INVENTION 
The present invention comprises an opto-electronic 
morphological optical processor which may be used as 
50 the pre-processing stage for an optical correlator sys- 
tem. The processor uses the electronics to compute the 
image morphological operations and optics to relay the 
image to other morphological processors and the opti- 
cal correlator. The opto-electronic morphological pro- 
55 cessor of the present invention is capable of receiving 
optical inputs and emitting optical outputs. The use of 
optics allows implementation of parallel input/output, 
thereby overcoming a major bottleneck in prior art 
image processing systems. The processor consists of 
60 three components, namely, detectors, morphological 
operators and modulators. The detectors and operators 
are fabricated on a silicon VLSI chip and implement the 
optical input and morphological operations. A layer of 
ferro-electric liquid crystals is integrated with a silicon 
65 chip to provide the optical modulation. The implemen- 
tation of the image processing operators in electronics 
leads to a wide range of applications and the use of 
optical connections allows cascadability of these paral- 
2o segmentation and industrial inspection. 
45 inafter, bypasses this crucial bottleneck. 
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DETAILED DESCRIPTION OF A PREFERRED le1 opto-electronic image processing components and 
EMBODIMENT high speed operation. Such an opto-electronic morpho- logical processor may be used as the pre-processing 
stage in an image recodtion system. In one example The present invention stems from a project the long 
disclosed herein, the optical input/optical output mor- 5 term god of which is to produce OptO-eleCtrOSIiC build- 
phological processor of the invention is interfaced with ing blocks suitable for image Processing- These 
a binary phase-only to produce an image combine the computational flexibility of electronics and 
system as d l  be disclosed hereinafter in the high connectivity and parallelism of optics. Such a 
building block is shown generically in FIG. 1. In the more detail. 
10 system shown in FIG. 1, an opto-electronic block is 
created, having the capability of receiving optical in- 
tations electronically. The block therefore comprises 
three stages, an optical to electronic signal converter, an 
15 electronic processor and an electronic to optics con- 
then 
to a subsequent opto-electronic 
block 
OBJECTS OF THE INVENTION 
tion to provide an opto-electronic morphological opti- 
cal processor which may be used as the pre-processing 
stage for a binary phase-only optical correlator system. 
It is an additional object of the present invention to 
cessor which uses electronics to compute image mor- 
It is therefore a principal object of the p rmnt  inven- puts* Producing Optical Outputs and performing compu- 
verter* The optical output information may 
relayed in 
an all-optical processor. The functionality 
provide an opto-electronic Optical pro- block, fed back to the -e block or used a an to 
the 20 may be determined by the design of the electronic ck- 
cuih and the o p t i d  interconnection pattern. A major 
phological operations while it 
processed image to other morphological processors and 
optics to 
an optical correlator. difficulty in the design of this block is to produce a 
It is still an additional object of the present invention system without internal httlenec.. in order to min- 
to provide an opto-electronic morphological Optical bin the advantages of optical communication, the ck- 
processor capable Of receiving optical inputs and emit- 25 cuitry within the opto-electronjc block must maintain a 
ting Optical OUtpUtS to PeMIit implementation Of PtUakl high degree of paral]elism. This consideration guides 
hPut/output while using Silicon VLSI implemented the choice of functions for which this type of opto-elec- 
electronics to carry out the morphological operations. tronic implementation is most advanwgeous. One such 
function is the implementation of morphological image 
The aforementioned objects and advantages of the FIG. 2 comprises a block diagram of the opto-elec- 
present invention, as well as additional objects and ad- tronic morphological optical correlator system which 
vantages thereof, will be more fully understood herein- uses the opto-electronic morphological processor of the 
after as a result of a detailed description of a preferred present invention. The processor comprises an array of 
embodiment when taken in conjunction with the fol- 35 128 by 128 pixels and has an update frame rate on the 
lowing drawings in which: order of 10 KHz. The device is capable of performing 
FIG. 1 illustrates in block diagram form, an ideal binary, morphological operations. Some of the Process- 
opto-electronic system having an optical input, an opti- ing operations implemented in this processor include 
cal output and an electronic processor; erosion, dilation, opening, closing, edge enhancement 
correlator system, using an optical input/optical output tending the functionality of the device to process gray 
morphological processor of the present invention for level imagery. As seen in FIG. 2, the optical correlator 
pre-processing the input prior to correlation; system with which the invention may be utilized, com- 
DESCRIPT1oN OF THE 30 operations which are described hereinafter. 
FIG. 2 is a block diagram representation of an optical 40 and skeletonization. There is d S 0  the possibility Of ex- 
FIG. 3 is a block diagram representation of the opti- Prises an input video source, a Xpron fiber optic face 
ca] input/optical output morphological processor of the 45 Plate, the opto-electronic morphological processor of 
the invention, a beam splitter, a binary phase-only opti- 
corre1ator9 a CCD detector and a POst-processing 
computer. The Xytron fiber optic face plate presents 
the image to the opto-electronic morphological proces- 
ofclutter 
in the image. The image is then converted to a coherent 
present invention; 
morphological operation for removing salt noise; 
closing morphological operation to remove salt noise; 
FIGS. k, 46 and 4c illustrate the first step in a closing 
FIGS. Sa, 56 and 5c illustrate the second step in the 5o sor which has the task of reducing the 
FIGS. &, 66 and 6~ illustrate the first Step in the replica having a laser generated read-out ham. ms 
Opening OFration for removing pepper image is then presented to the optical connector. The 
beam splitter acts as a means of reading out a reflective noise; FIGS. 70~76 and 7c illustrate the second step in the 55 device. The optical acts as a 
opening operation for removing pepper matcher which compares the incoming image with a 
noise; reference and generates an output which reveals those 
FIG. 8 illustrates the erosion morphological circuitry the image which are matched to the reference. 
of the opto-electronic morphological processor of the mS output is applied to a CCD detector and a post- 
present invention; 60 processing computer to permit analysis of the corre- 
FIG. 9 illustrates the dilation morphological circuitry lated image. 
of the opto-electronic morphological processor of the The present invention consists of the opto&ctric 
present invention; morphological processor which has the function of 
FIG. 10 illustrates the layout of the morphological reducing clutter in the optical correlator of FIG. 2. The 
optical processor circuitry of the present invention; and 65 block diagram of this morphological processor or pre- 
FIG. 11 is a cross sectional illustration of the modula- processor is shown in FIG. 3. The morphological pro- 
tor section of the opto-electronic morphological pro- cessor of FIG. 3 comprises a plurality of separate stages. 
cessor of the present invention. The first stage is a silicon optical detector array which 
5 
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is used to sense the incoming optical input and convert 
it to an electrical signal. This electronic signal, which is 
in an analog format is then compared against an exter- 
nally driven threshold signal to produce a binary out- 
put. This output is then morphologically processed 
using the electronics within the morphological cir- 
cuitry. These electronics are fabricated on silicon, using 
standard VLSI techniques. The action of the morpho- 
logical processor will be further described hereinafter. 
The output of the morphological processed image is 
then used to address the elements of a liquid crystal 
array. The state of each pixel controls the reflectivity of 
the liquid crystal array. By using an external laser 
source, one can read out the information impressed on 
the liquid crystal array. 
Exemplary morphological operations performed by 
the electronic circuitry in the third stage of the block 
diagram of FIG. 3, are illustrated in FIGS. 4 through 9 
which will now be described. FIGS. 4 and 5 illustrate a 
closing morphological operator, a two stage process 
which is used to remove what is known as salt noise 
which is single white pixels on a black background. 
FIG. b represents an example of an image that might 
be presented to the opto-electronic morphological pro- 
cessor of FIG. 2. FIG. 4b illustrates the effect of apply- 
ing the morphological operator of FIG. 4c to the pixel 
elements shown in FIG. 4a. More specifically, an ero- 
sion operator is applied whereby the structuring ele- 
ment, a 3 X 3 matrix cross, shown in FIG. 4c, is tested 
against each pixel of FIG. 4a. If an exact match occurs 
between the structuring element and each white ele- 
ment or pixel, that pixel is left white. However, if there 
is not an exact match therebetween, the pixel is changed 
from white to black. The erosion operator therefore has 
the effect of removing individual white pixels disbursed 
around the boundary of the image. After the erosion 
stage, the morphological processor performs the second 
dilation step illustrated in FIG. 5. More specifically, the 
image of FIG. 5 4  which is the same as that of FIG. 4b, 
is tested against the morphological operator illustrated 
in FIG. 5c, except that here in the dilation stage, any- 
where the morphological operator overlaps a white 
pixel, it replaces the pixels around the center pixel with 
the structuring element. The result is the image shown 
in FIG. 5b which is essentially the same as the image 
shown in FIG. 40 with the single event white pixels of 
the image having been removed and thus completing 
the removal of so called “salt noise”. 
The next step in the process of the morphological 
processor of the present invention comprises the open- 
ing morphological operations depicted in FIGS. 6 and 7 
for removing so-called “pepper noise” which is a single 
black pixel on a white background. More specifically, 
the image of FIG. 6n, which is the same as the image 
shown in FIG. 56, is tested against the morphological 
operator shown in FIG. k through a dilation step, 
where again, any white pixel, is replaced with the struc- 
turing element of FIG. k, resulting in the image shown 
in FIG. 66. This step is followed by an erosion step 
which is depicted in FIG. 7. More specifically, the 
image in FIG. 74 which is the same as the image in FIG. 
6b has applied to it the morphological structuring ele- 
ment shown in FIG. 7c through an erosion stage where 
white pixels are replaced with black pixels where there 
is not an exact match between the morphological struc- 
turing element and that portion of the image being 
tested. The result is the image shown in FIG. 76. Com- 
paring FIG. 4a with 7b, it will be seen that all of the salt 
nose, as well as all of the pepper noise has been removed 
from the image by combining a closing morphological 
operator with an opening morphological operator in the 
manner depicted in FIGS. 4 through 7. 
The erosion morphological circuitry is shown in 
FIG. 8 and the dilation morphological circuitry for 
operating on a 3 x 3 cross structuring element, is shown 
in FIG. 9. As seen in FIG. 8, the 3 x 3  morphological 
erosion operator consists of a 3 x 3  detector array, the 
10 outputs of which are all connected as inputs to a 5-input 
AND gate. The output of the AND gate is connected to 
a modulator array where the pixel being controlled 
corresponds to each pixel beiig tested during the mor- 
phological erosion process. On the other hand, as seen 
15 in FIG. 9, the dilation morphological circuitry connects 
the 3 X 3 dilation operator from the detector array to a 
Sinput OR gate, the output of which is connected to 
the pixel being tested in the modulator array. It will be 
observed that in each case of erosion morphological 
20 circuitry and dilation morphological circuitry, the in- 
puts to the respective gates, that is the AND gate of 
FIG. 8 and the OR gate of FIG. 9, are derived from the 
pixel under test, as well as the vertically displaced pixels 
immediately adjacent the one under test and the hori- 
25 zontally displaced pixels immediately adjacent the one 
under test. Clearly, these particular morphological op- 
erations are readily carried out by simple logic circuitry 
in an electronic format which provides highly parallel 
capability and solves pixelation registration problems 
30 that would be present if these processes were carried 
out in a purely optical format. Thus, FIGS. 4 through 9 
illustrate the highly advantageous capability of the pres- 
ent invention, namely, carrying out morphological op- 
erations in electronics as opposed to optics, by convert- 
35 ing the optical input to an electronic morphological 
operation before again converting the output of the 
morphological operator into an optical output. In addi- 
tion to the morphological operators of erosion, dilation, 
opening and closing as described hereinabove, the pres- 
40 ent invention is readily adapted for Carrying out other 
morphological operations such as boundary operations, 
subtraction operations and skeletonization operations, 
all of which are deemed to be morphological operations 
within the scope of the present invention. 
Implementation of the present invention on an exem- 
plary 32 X 32 pixel array integrated circuit chip is illus- 
trated in FIGS. 10 and 11. FIG. 10 illustrates a top 
schematic illustration of the integrated circuit chip of 
the present invention, including an enlarged view of one 
50 such pixel element. As shown in FIG. 10, the chip is 
separated into discrete pixels. Each pixel comprises a 
detector, modulator pad and the modulator pad and the 
morphological electronics. Because each pixel is in itself 
a processing unit, parallel computation in the electron- 
55 ics is maintained. As a result, the parallelism gained 
from using optics for communications is maintained in 
the electronic processing stage. In addition, the pix- 
elated design allows cascadability with other optoelec- 
tronic image processors which can implement other 
60 morphological operations. This allows implementation 
of larger opto-electronic image processing systems. 
The optical detector portion of each pixel element 
shown in FIG. 10 is integrated into the design of the 
electronic morphological processor. Silicon detectors 
65 are fabricated using analog VLSI designs similar to the 
devices demonstrated by Carver Mead at the California 
Institute of Technology and an opto-electronic synaptic 
chip demonstrated by others at Cal-Tech. The detector 
5 
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comprises approximately 3040% of the pixel area. This large modulator pad located above the VLSI circuitry. 
large size results in easier alignment of the optically Above this pad, a layer of silicon dioxide is used to 
transmitted images and in improved sensitivity. The isolate the liquid crystal pixels. A glass plate with trans- 
analog output signal is compared against an externally- parent electrodes is placed as a cover layer and ground 
generated input signal. If the detector detects an optical 5 plane over the silicon dioxide separators. The transpar- 
signal higher than this value, the comparator produces ent electrodes can be, for example, Indium Tin Oxide, 
a digital “1”. If the signal is less, it produces a digital which commonly serves as a transparent electrode in 
“0”. The result is a thresholding and binarization of the liquid crystal applications. Liquid crystal material is 
input image. Morphological operations are then per- injected between the metal pads and the glass layer. 
formed on this binary image as described above. Other 10 This is performed under a vacuum to prevent the forma- 
detector technologies can be used, including for exam- tion of air bubbles in the device. In ahdition, the con- 
ple, amorphous silicon detectors which have a much ducting layer is obliquely evaporated onto the surface 
higher sensitivity than normal silicon. Whatever the of the glass layer to form a series of grooves which 
detector material selected, it must be capable of the allow alignment with ferro-electric liquid crystal mole- 
desired sensitivity to reliably produce the binary output 15 cules. Another possible implementation is the use of 
for the morphological operations and it must exhibit a nematic liquid crystals, instead of the binary ferro-elec- 
level of uniformity from detector to detector which tric liquid crystal. This will allow one to output analog 
avoids any significant inaccuracies in the input to the images necessary for implementation of gray scale mor- 
electronics portion of the processor. phology. Major issues to be addressed in this case, as 
The electronic morphological circuitry is designed 20 well as in the ferroelectric liquid crystal configuration, 
on silicon using standard dig&d VLSI design rules.-The 
combination of well-developed design rules, verifica- 
tion techniques and fabrication, allows implementation 
of a variety of morphological operations with varying 
degrees of programability. As previously described, the 
two major operators in the design of the morphological 
operation of the present invention are the erosion and 
dilation operators. As indicated previously, these opera- 
tors are implemented using simple AND and OR gates 
with nearest neighbor connections. With the erosion 
operator using a 3x3 cross operator or structuring 
element which can be implemented using a 5-input 
AND gate, the value of each input pixel and its four 
nearest neighbors are ANDed. The output will only be 
high if all the pixels are ON. Similarly, a dilation opera- 
tor can be implemented using a 5-input OR gate. In both 
cases, the operations require only nearest neighbor con- 
nections. This results in circuitry dominated by logic 
rather than by connections and makes the implementa- 
tion of morphological operations with small kernels 
highly suitable for parallel electronic implementations. 
However, morphological operations on some larger 
kernels, such as 5 x 5 or 7 x 7 can be implemented by 
successively operating on a 3x3 kernel. This can be 
accomplished through the use of digital buffers and a 
relatively small amount of control logic. 
Each pixel of the morphological processor consists of 
a few gates for each morphological operation. Because 
of the high density of VLSI circuitry, it is possible to 
integrate a variety of operators on a single chip. One 
example might be a chip which implements erosion, 
dilation and subtraction. By appropriate choice of con- 
trol signals, the functionality of the processor can be 
determined. A basic, functional processor can then be 
used to implement higher order morphological opera- 
tions, such as opening, closing, edge-enhancement and 
skeletonization. 
Once the morphological operation is completed, the 
information is used to drive a modulator pad, which in 
turn, controls the reflectivity of a liquid crystal array. 
The liquid crystal layer is composed of a ferro-electric 
liquid crystal material which has a potential switching 
speed of 10 microseconds. In addition, the liquid crystal 
is binary and thus leads to a higher uniformity for the 
device. 
A cross-section of the liquid crystal modulator is 
shown in FIG. 11. The electronic chip is designed so 
that the output signal from each pixel is used to drive a 
include contrast ratio, unifor&ty, dynamic range and 
speed. 
As a result of the present invention, it is possible to 
provide an optoelectric morphological processor capa- 
25 ble of performing binary-image morphology at high 
speeds with a high degree of parallelism. The processor 
accepts optical inputs and produces optical outputs 
while computing the morphological operations elec- 
tronically. The design will ultimately consist of 
30 128 X 128 pixels. Each pixel comprises a detector, a 
liquid crystal modulator and VLSI electronics to per- 
form the morphological operations. The electronic por- 
tion of the device contains the optical detector, the 
morphological circuitry and a metal modulator pad. 
35 The device is fabricated on silicon, using standard 
VLSI design rules. The finished chip is integrated with 
a liquid crystal array. The device may be addressed by 
a laser beam to produce a coherent output. 
The finished device may be used to pre-process in- 
40 coming imagery to produce inputs for binary phase- 
only correlator. The finished device has a frame rate of 
about 10 KHz and is capable of performing a variety of 
morphological operations, including erosion, dilation, 
opening, closing and edge enhancement. The flexibility 
45 of the electronic implementation allows this technology 
to be extended to implementation of more advanced 
image processing and image understanding algorithms 
which may include segmentation and texture analysis: 
In addition, the optical input/optical output capability 
50 of the device, makes it a suitable optoelectronic build- 
ing block for creating more complex, highly parallel, 
image processing systems. 
Those having ordinary skill in the art to which the 
present invention pertains, will now as a result of the 
55 applicants’ teaching herein, perceive various modifica- 
tions and additions which may be made to the inven- 
tion. By way of example, other pixel array configura- 
tions, other VLSI implementation techniques, as well as 
other means for converting optical to electronic and 
60 electronic to optical, will now occur to those having the 
benefit of the applicants’ disclosed embodiment. Ac- 
cordingly, all such modifications and additions are 
deemed to be within the scope of the invention, which 
is to be limited only by the appended claims and their 
65 equivalents. 
We claim: 
1. In an opto-electronic morphological processor of 
the type having an array of optical detectors for con- 
9 
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verting a received image into a set of corresponding 
binary signals and an array of morphological operators 
for performing morphological operations on said binary 
signals, a liquid crystal array for generating an image 
from said morphologically processed binary signals; 
said liquid crystal array being on an integrated circuit 
chip and comprising: 
a silicon substrate having a plurality of VLSI gate 
circuits for generating said processed binary sig- 10 
nals, each such gate circuit beiig connected to a 
metal modulator pad spaced from said gate circuit 
by an insulating layer; 
5 
15 
a plurality of liquid crystal filled pixel regions sepa- 
rated from one another by a plurality of silicon 
dioxide separators, each said liquid crystal filled 
pixel region being positioned over a respective one 
of said modulator pads; and 
a glass plate having a transparent conductive elec- 
trode overlying said liquid crystal filled pixel re- 
gions; 
whereby the binary condition of each of said binary 
signals effects a corresponding change in a corre- 
sponding liquid crystal filled pixel region to pro- 
duce a morphologically processed image. + + + * .  
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